I have LTSpice on macOS. Is it possible to automatically convert a .cir netlist to .asc file? In other words, I would like to obtain the schematic file from the netlist. How could I do it? (I know that I can do the opposite, so from .asc to .cir)
120908
I am looking at the circuit diagram from   The gnucap description for it is given as C1 0 2 1UF R1 1 2 1K R2 0 2 1K Vin 0 1 AC 1 .OPTIONS PHASE=RADIANS .PRINT OP V(Vin) .OP 0.00 100.00 BY 10.00 BASIC .END  I can run the simulation on this using gnucap fine, see output. But is there a way to generate the schematic visually from just the textual description above using a simple command line tool?
22130
I've created my own environment example, similar to theorem. Now I want to generate a list of examples, similar to list of tables or list of figures. How can I achieve this?
108912
I have been coding and using Arduinos for quite some time now.  However I am ready to move up to using straight AVR chips without the arduino bootloader.  My question is what are resources to do this?    I want to use linux / mac so winavr is out of the picture as is avrstudio.  If there is no such thing as what I am after I will settle for a windows virtual machine.  But until I know for sure.  What I want is some type of IDE that uses avr-gcc.  As a bonus to this question does anyone have any good resources on learning C for avr?  Specifically how to configure Makefiles etc for the various different chips?
100214
How do I convert all files in a folder to a different line ending (linux or mac)? I am using Windows.  Right now my approach is to use Winscp to copy to a linux box and then run dos2unix recursively on the folder.
84159
I have just started using LTSpice. I need to simulate a circuit with op amps, where the parasitic elements of the op amp may effect performance. So I need to try different 'real' op amps to see which on is best.  Is there a source of commonly available op amp models like TL074 or LM324
16360
I'm a huge fan of the  in the SFDC Developer Console:    Is there a way to export the table of results as JSON/csv/excel or in some format that can be consumed by Excel?  (I know that I can replicate the functionality in DemandTools or other tools, but sometimes when I've thrown up a query for debugging, it would be really handy to be able to export and manipulate the results.)
111910
I'm looking for a code library that converts ANSI escape sequences into HTML color, via plain  tags or CSS. For example, something that would convert this:  ESC[00mESC[01;34mbinESC[00m ESC[01;34mcodeESC[00m ESC[01;31mdropbox-lnx.x86-0.6.404.tar.gzESC[00m ESC[00mfooESC[00m  Into this:  &lt;span style="color:blue"&gt;bin&lt;/span&gt; &lt;span style="color:blue"&gt;code&lt;/span&gt; &lt;span style="color:red"&gt;dropbox-lnx.x86-0.6.404.tar.gz&lt;/span&gt; foo   Converting breaks into &lt;br/&gt; isn't necessary, it's just the escape codes that I don't know. I could hack it together myself, but I'd probably miss something important like underlines or mess up how background colors work. I'd rather just sit on top of someone else's code.  Does such a tool (command line linux) or library (perl, python, or ruby preferably) exist?
12144
Not too well up on LaTeX, but I want to use the listings package for listings spanning a two-column format.  Unfortunately, asterisks cannot save me (like for figures/tables); this doesn't work:  \begin{lstlisting*} ... \end{lstlisting*}   I've Googled about, but got no satisfactory answer, and getting a bit desperate. Should be simple... hope I'm not missing something stupid. Perhaps it's possible to embed this into a separate spanning float?  Help?  (P.S., I've posted this on the main stackoverflow site as well...  if this is considered a duplicate, please comment and I'll remove the other. Getting a bit desperate fighting a deadline.)
52653
I am trying to make a JK flip-flop in ActiveHDL environment. I want to make it with logic gates.  It should look like this:     This is my code:  --nand3.vhd library ieee; use ieee.std_logic_1164.all;  entity nand3 is      port(     A,B,C: in std_logic;     D: out std_logic     ); end entity;  architecture nand3 of nand3 is  begin     D &lt;= not(A and B and C); end architecture;     --nand2.vhd library ieee; use ieee.std_logic_1164.all;  entity nand2 is      port(     A,B: in std_logic;     C: out std_logic     ); end entity;  architecture nand2 of nand2 is  begin     C &lt;= not (A and B); end architecture;     --JK.vhd library ieee; use ieee.std_logic_1164.all;  entity JK is      port(     J,K: in std_logic;     Q, NQ: out std_logic;     CLK: in std_logic     ); end entity;  architecture JK of JK is component nand3      port(     A,B,C: in std_logic;     D: out std_logic     ); end component;  component nand2     port(     A,B: in std_logic;     C: out std_logic     ); end component;    signal s1, s2: std_logic;  begin     C11: nand3 port map(NQ,J,CLK,S1);     C12: nand3 port map(Q,K,CLK,S2);     C21: nand2 port map(S1,NQ,Q);     C22: nand2 port map(S2,Q,NQ); end architecture;   The problem is that i am getting this error when I compile JK.vhd file:  # Error: COMP96_0411: JK.vhd : (31, 22): Actual of mode "out" can not be assigned to formal "A" of mode "in" # Error: COMP96_0411: JK.vhd : (32, 22): Actual of mode "out" can not be assigned to formal "A" of mode "in" # Error: COMP96_0411: JK.vhd : (33, 25): Actual of mode "out" can not be assigned to formal "B" of mode "in" # Error: COMP96_0411: JK.vhd : (34, 25): Actual of mode "out" can not be assigned to formal "B" of mode "in"   I think the problem is the backward signals.    Edit1 Improved JK.vhd file. It compiles, but it still does not work:  --JK.vhd library ieee; use ieee.std_logic_1164.all;  entity JK is      port(     J,K: in std_logic;     Q, NQ: out std_logic;     CLK: in std_logic     ); end entity;  architecture JK of JK is      component nand3 port(         A,B,C: in std_logic;         D: out std_logic     );     end component;      component nand2 port(         A,B: in std_logic;         C: out std_logic     );     end component;  signal s1, s2: std_logic;  -- internal copies of output signals -- initialize signal Q_int: std_logic := '1'; signal NQ_int: std_logic := '0';  begin     C11: nand3 port map(NQ_int,J,CLK,S1);     C12: nand3 port map(Q_int,K,CLK,S2);     C21: nand2 port map(S1,NQ_int,Q_int);     C22: nand2 port map(S2,Q_int,NQ_int);      -- Assign values to output ports     Q &lt;= Q_int;     NQ &lt;= NQ_int; end architecture;
114866
I've got an original Asus Eee PC Netbook that I'd like to sell.  When I've sold old computers in the past, I've typically done a deep/secure/zeroing out style format.  How can I do this on a Linux Netbook?  I'm looking for   The command that will let me do this Advice on how I can do this on a device with (seemingly?) non-removable media   Thanks in advance!
13655
I need to open a shapefile from ArcMap in R to use it for further geostatistical analysis. I've converted it into ASCII text file, but in R it is recognized as data.frame. Coordinates function doesn't work as soon as x and y are recognized as non-numeric.   Could you help to deal with it?
21236
I want to learn Linux Kernel and I've downloaded the latest kernel version. Now I want to configure Linux with make menuconfig and I'm receiving an error:     Arch/x86/Makefile:184  Compiler lacks asm-goto support...   Can somebody help me?
27618
I want to fully automatize some of my blender processes, an i run into a lot of problems not finding the correct commands, not using the correct args...  Can i just "see" in a log somewhere what were the commands blender ran ?  To be very precise, i want to load a gltf file, and export it to stl.  No problem through the gui, but i'm stuck with that bit of code :   import bpy import sys import os  file = open(r"C:\Users\theo1\Documents\GitHub\Hackathon2020\map&amp;mapdata\mini.gltf")  bpy.ops.import_scene.gltf(file) bpy.ops.export_mesh.stl(filePath=r"C:\Users\theo1\Documents\GitHub\Hackathon2020\map&amp;mapdata\mini.stl")   Which gives me this :   Traceback (most recent call last):   File "&lt;string&gt;", line 1, in &lt;module&gt;   File "C:\Users\theo1\Desktop\impExp.py", line 7, in &lt;module&gt;     bpy.ops.import_scene.gltf(file)   File "C:\Program Files\Blender Foundation\Blender 2.81\2.81\scripts\modules\bpy\ops.py", line 198, in __call__     C_dict, C_exec, C_undo = BPyOpsSubModOp._parse_args(args)   File "C:\Program Files\Blender Foundation\Blender 2.81\2.81\scripts\modules\bpy\ops.py", line 151, in _parse_args     raise ValueError("1-3 args execution context is supported") ValueError: 1-3 args execution context is supported   thanks.
117426
Why when I try to write a function just in one line into .bashrc file,  list(){ ls -a }   I get error?  bash: /home/username/.bashrc: line num: syntax error: unexpected end of file   but when I write it in multi line it's ok?  list(){     ls -a }
93020
I was reading online and found this site:   I was very curious how this professor drew all these circuit diagrams in his lecture notes (such as this one: ). They just look very very good.   And example is shown below:      To be more specific about what I mean, by "publication quality" I mean the following:   The software must output vector graphics, such as eps, or windows meta files. It would be good to have control over the style of the graphics, such the style of the components, line width, figure size, etc. It would be good to have a graphical user interface. I understand LaTeX is very powerful but it's just too painful to write a 100 line script to generate a circuit diagram.   So in short, I'm not really looking for a schematic capture program. I'm looking for a program that can generate pretty circuit schematic illustrations so that I can put them in papers and presentations.  (I am aware of other posts on this forum, such as this one: .  None of the software mentioned in that post seems to get you publication quality figures.)
53661
I've made a mymacros.sty file which I would like my LaTeX files to be able to access with commands that I've defined. I've managed to get it to work by putting \usepackage{mymacros} in my preamble.   However when I try to autocomplete I can't. I looked at this question:     ), which recommends 3 ways of doing this, none of which work for me.    The first it recommends is to have mymacros.sty open in the editor. But this doesn't work.  The second is to activate the option Editor -> Automatically load included files in the configure TeXstudio options panel. However while I have an Editor tab , there is no such option there.  The third is to using .cwl files, however I'm not sure how to go about this. In the completion tab I've noticed that there is a mymacros.sty option that has come up, which I ticked but that has had no effect. Do I need to make my own mymacros.cwl file? I've tried to look this up but haven't had any luck.  Anyone have any ideas? Thanks in advance!
54956
I am trying to export existing raster layers as tif files. I just want to avoid saving each raster manually. this is the code I am trying to use, but it doesn't seem to work:  from PyQt4.QtCore import * from qgis.core import * from qgis.gui import * import os import sys  layers = iface.layerTreeView().selectedLayers() for layer in layers:     output='Desktop'%layer.name%'.tif'   As specified in a comment below, I modified my code to this:  from PyQt4.QtCore import * from qgis.core import * from qgis.gui import * import os import sys   layers = iface.layerTreeView().selectedLayers()  for layer in layers:      file_name = 'D:\tif' + layer.name() + '.tif'      file_writer = QgsRasterFileWriter(file_name)      pipe = QgsRasterPipe()      provider = layer.dataProvider()       if not pipe.set(provider.clone()):         print "Cannot set pipe provider"      continue       file_writer.writeRaster(         pipe,         provider.xSize(),         provider.ySize(),         provider.extent(),         provider.crs())   I can't seem to get it to work and I am not getting any error.  I already selected the layers and it still does not work.